On the extraction of threshold voltage, effective channel length and series resistance of MOSFETs
DOI:
https://doi.org/10.26636/jtit.2000.3-4.28Keywords:
threshold voltage, channel length, series resistance, parameter extractionAbstract
The first part of this article presents the modeling of the long-channel bulk MOSFET as a particular case of the SOI MOSFET. The second part reviews compares and scrutinizes various methods to extract the threshold voltage, the effective channel and the individual values of drain and source resistances. These are important device parameters for modeling and circuit simulation.
Downloads
References
[1] J. R. Brews, "Physics of the MOS transistor", in Applied Solid State Science, D. Kahng, Ed. Suppl. 2A. New York: Academic Press, 1981.
View in Google Scholar
[2] Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
View in Google Scholar
[3] P. Antognetti and G. Massobrio, Eds., Semiconductor Device Modeling with SPICE. New York: McGraw-Hill, 1988.
View in Google Scholar
[4] J. J. Liou, Advanced Semiconductor Device Physics and Modeling. Boston: Artech House, 1994.
View in Google Scholar
[5] D. Foty, MOSFET Modeling with SPICE. NJ: Prentice Hall, 1997.
View in Google Scholar
[6] T. A. Fjeldly, T. Ytterdal, and M. Shur, Introduction to Device Modeling and Circuit Simulation. New York: Wiley, 1998.
View in Google Scholar
[7] H. C. Pao and C. T. Sah, "Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors", Solid State Electron., vol. 9, pp. 927-937, 1966.
View in Google Scholar
[8] R. F. Pierret and J. A. Shields, "Simplified long-channel MOSFET theory", Solid State Electron., vol. 26, pp. 143-147, 1983.
View in Google Scholar
[9] G. Baccarani, M. Rudan, and G. Spadini, "Analytical IGFET model including drift and diffusion currents", IEE J. Solid State Electron. Dev., vol. 2, pp. 62-68, 1978.
View in Google Scholar
[10] J. R. Brews, "A charge-sheet model of the MOSFET", Solid State Electron., vol. 21, pp. 345-355, 1978.
View in Google Scholar
[11] Y. P. Tsividis and K. Suyama, "MOSFET modeling for analog circuit CAD: problems and prospects", IEEE J. Solid State Circ., vol. 29, pp. 210-216, 1994.
View in Google Scholar
[12] P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI. Boston: Kluwer Academic, 1991.
View in Google Scholar
[13] M. L. Alles, "Thin-film SOI emerges", IEEE Spectr., vol. 34, pp. 37-45, 1997.
View in Google Scholar
[14] M. Jurczak, A. Jakubowski, and L. ukasiak, "A review of SOI transistor models", Microelectron. J., vol. 28, pp. 173-182, 1997.
View in Google Scholar
[15] A. Ortiz-Conde, F. J. Garcia Sanchez, P. E. Schmidt, and A. Sa-Neto, "The non-equilibrium inversion layer charge of the thin-film SOI MOSFET", IEEE Trans. Electron Dev., vol. ED-36, pp. 1651-1656, 1989.
View in Google Scholar
[16] A. Ortiz-Conde, R. Herrera, P. E. Schmidt, F. J. Garcia Sanchez, and J. Andrian, "Long-channel silicon-on-insulator MOSFET theory", Solid State Electron., vol. 35, pp. 1291-1298, 1992.
View in Google Scholar
[17] D. K. Schroeder, Semiconductor Material and Device Characterization. New York: Wiley, 1990.
View in Google Scholar
[18] J. J. Liou, A. Ortiz-Conde, and F. J. Garcia Sanchez, Analysis and Design of MOSFETs: Modeling, Simulation and Parameter Extraction. Boston: Kluwer, 1998.
View in Google Scholar
[19] J. J. Liou, A. Ortiz-Conde, and F. J. Garcia Sanchez, "Extraction of the threshold voltage of MOSFETs: an overview (invited)", in Proc. Hong Kong Electron Dev. Meet., Hong Kong, 1997, p. 31.
View in Google Scholar
[20] F. J. Garcia Sanchez, A. Ortiz-Conde, and J. J. Liou, "On the extraction of the source and drain series resistances of MOSFETs", Microelectron. Reliab., vol. 39, pp. 1173-1184, 1999.
View in Google Scholar
[21] A. Ortiz-Conde, J. Rodriguez, F. J. Garcia Sanchez, and J. J. Liou, "An improved definition for modeling the threshold voltage of MOSFETs", Solid State Electron., vol. 42, p. 1743, 1998.
View in Google Scholar
[22] H. S. Wong, M. H. White, T. J. Krutsick, and R. V. Booth, "Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's", Solid State Electron., vol. 30, p. 953, 1987.
View in Google Scholar
[23] S. Jain, "Measurement of threshold voltage and channel length of submicron MOSFETs", IEE Proc. Circ. Dev. Sys., vol. 135, p. 162, 1988.
View in Google Scholar
[24] Z. X. Yan and M. J. Deen, "Physically-based method for measuring the threshold voltage of MOSFETs", IEE Proc. Circ. Dev. Sys., vol. 138, p. 351, 1991.
View in Google Scholar
[25] A. Ortiz-Conde, E. Gouveia, J. J. Liou, M. R. Hassan, F. J. Garcia Sanchez, G. De Mercato, and W. Wang, "A new approach to extract the threshold voltage of MOSFETs", IEEE Trans. Electron Dev., vol. ED-44, p. 1523, 1997.
View in Google Scholar
[26] F. J. Garcia Sanchez, A. Ortiz-Conde, G. De Mercato, J. A. Salcedo, J. J. Liou, Y. Yue, and J. Finol, "Extracting the threshold voltage from the subthreshold to strong inversion transition region of MOSFETs", in Proc. DCIS'99, Spain, Nov. 1999, pp. 119-124.
View in Google Scholar
[27] F. J. Garcia Sanchez, A. Ortiz-Conde, G. De Mercato, J. A. Salcedo, J. J. Liou, and Y. Yue, "A new simple procedure to determine the threshold voltage of MOSFETs", Solid State Electron., vol. 44, pp. 673-675, 2000.
View in Google Scholar
[28] F. J. Garcia Sanchez, A. Ortiz-Conde, and J. J. Liou, "A parasitic series resistance-independent method for device-model parameter extraction", IEE Proc. Circ. Dev. Sys., vol. 143, p. 68, 1996.
View in Google Scholar
[29] F. J. Garcia Sanchez, A. Ortiz-Conde, G. De Mercato, J. J. Liou, and L. Recht, "Eliminating parasitic resistances in parameter extraction of semiconductor device models", in Proc. First IEEE Int. Caracas Conf. Dev. Circ. Sys., Caracas, Venezuela, Dec. 1995, p. 298.
View in Google Scholar
[30] R. Narayanan, A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, and A. Parthasarathy, "Two-dimensional numerical analysis for extracting the effective channel length of short-channel MOSFET", Solid State Electron., vol. 38, p. 1155, 1995.
View in Google Scholar
[31] Y. Taur, Y.-J. Mii, R. Logan, and H.-S. Wong, "On effective channel length in 0.1 m MOSFET's", IEEE Electron Dev. Lett., vol. 16, p. 136, 1995.
View in Google Scholar
[32] Y. Taur, D. S. Zicherman, D. R. Lombardi, P. J. Restle, C. H. Hsu, H. Y. Hanafi, M. R. Wordeman, B. Davari, and G. G. Shahidi, "A new "shift and ratio" method for MOSFET channel-length extraction", IEEE Electron Dev. Lett., vol. EDL-13, p. 267, 1992.
View in Google Scholar
[33] K. Terada and H. Muta, "A new method to determine effective MOSFET channel length", Jap. J. Appl. Phys., vol. 18, p. 953, 1979.
View in Google Scholar
[34] J. G. J. Chern, P. Chang, R. F. Motta, and N. Godinho, "A new method to determine MOSFET channel length", IEEE Electron Dev. Lett., vol. EDL-1, p. 170, 1980.
View in Google Scholar
[35] K. K. Ng and J. R. Brews, "Measuring the effective channel length of MOSFETs", IEEE Circ. Dev., vol. 6, p. 33, 1990.
View in Google Scholar
[36] F. J. Garcia Sanchez, A. Ortiz-Conde, M. Garcia Nunez, and R. L. Anderson, "Extracting the series resistance and effective channel length of short-channel MOSFETs at liquid nitrogen temperature", Solid State Electron., vol. 37, p. 1943, 1994.
View in Google Scholar
[37] A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, E. Gouveia Fernandes, O. Montilla Castillo, Md Rofiqul Hassan, and G. De Mercato, "A new method for extracting the effective channel length of MOSFETs", Microelectron. Reliab., vol. 38, p. 1867, 1998.
View in Google Scholar
[38] Y.-S. Jean and C.-Y. Wu, "A new extraction algorithm for the metallurgical channel length of conventional and LDD MOSFET's", IEEE Trans. Electron Dev., vol. ED-43, p. 946, 1996.
View in Google Scholar
[39] P. Vitanov, V. Schwabe, and I. Eisele, "Electrical characterization of feature sizes and parasitic capacitances using a single test structure", IEEE Trans. Electron Dev., vol. ED-31, p. 96, 1984.
View in Google Scholar
[40] B. J. Sheu and P. K. Ko, "A capacitance method to determine channel lengths for conventional and LDD MOSFET's", IEEE Electron Dev. Lett., vol. EDL-5, p. 491, 1984.
View in Google Scholar
[41] P. Vitanov, T. Dimitrova, R. Kamburova, and K. Filljov, "Capacitance method for determination of LDD MOSFET geometrical parameters", Solid State Electron., vol. 35, p. 985, 1992.
View in Google Scholar
[42] S.-W. Lee, "A capacitance-based method for experimental determination of metallurgical channel length of submicron LDD MOSFET's", IEEE Trans. Electron Dev., vol. ED-41, p. 403, 1994.
View in Google Scholar
[43] J.-C. Guo, S. S.-S. Chung, and C. C.-H. Hsu, "A new approach to determine the effective channel length and drain-and-source series resistance of miniaturized MOSFET's", IEEE Trans. Electron Dev., vol. ED-41, p. 1811, 1994.
View in Google Scholar
[44] Z. Latif, A. Ortiz-Conde, J. J. Liou, and F. J. Garcia Sanchez, "A study of the validity of capacitance-based method for extracting the effective channel length of MOSFETs", IEEE Trans. Electron Dev., vol. 44, p. 340, 1997.
View in Google Scholar
[45] G. F. Niu, R. M. Chen, and G. Ruan, "Extraction of effective channel length (Leff) of deep submicrometer MOSFET's from numerically simulated surface potential", Solid State Electron., vol. 41, p. 1377, 1997.
View in Google Scholar
[46] A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, M. Garcia Nunez, and R. L. Anderson, "Series resistance and effective channel length extraction of n-channel MOSFET at 77 K", Electron. Lett., vol. 30, p. 670, 1994.
View in Google Scholar
[47] Z. Latif, J. J. Liou, A. Ortiz-Conde, F. J. Garcia Sanchez, W. Wong, and Y. G. Chen, "Analysis of the validity of methods used for extracting the effective channel of short-channel LDD MOSFETs", Solid State Electron., vol. 39, p. 1093, 1996.
View in Google Scholar
[48] K. Takeuchi, N. Kasai, T. Kunio, and K. Terada, "An effective channel length determination method for LDD MOSFET", IEEE Trans. Electron Dev., vol. 43, p. 580, 1996.
View in Google Scholar
[49] M. Shur, T. A. Fjeldly, T. Ytterdal, and K. Lee, "Unified MOSFET model", Solid State Electron., vol. 35, p. 795, 1992.
View in Google Scholar
[50] W. Fikry, G. Ghibaudo, H. Haddara, S. Cristoloveanu, and M. Dutoit, "Method for extracting deep submicrometer MOSFET parameters", Electron. Lett., vol. 31, p. 762, 1995.
View in Google Scholar
[51] C. C. McAndrew and P. A. Layman, "MOSFET effective channel length, threshold voltage, and series resistance determination by robust optimization", IEEE Trans. Electron Dev., vol. ED-39, p. 2298, 1992.
View in Google Scholar
[52] P. R. Karlsson and K. O. Jeppson, "An efficient method for determining threshold voltage, series resistance and effective geometry of MOS transistors", IEEE Trans. Semicond. Manuf., vol. 9, p. 215, 1996.
View in Google Scholar
[53] S-PLUS Manual, Mathsoft Inc., Seattle, Washington, 1998.
View in Google Scholar
[54] P. R. Karlsson and K. O. Jeppson, "Extraction of series resistance independent of MOS transistor model parameters", IEEE Trans. Electron Dev., vol. ED-13, p. 581, 1992.
View in Google Scholar
[55] P. I. Suciu and R. L. Johnston, "Experimental derivation of source and drain resistance of MOS transistors", IEEE Trans Electron Dev., vol. ED-27, p. 1846, 1980.
View in Google Scholar
[56] J. Whitfield, "A modification on an improved method to determine MOSFET channel length", IEEE Electron Dev. Lett., vol. EDL-6, p. 109, 1985.
View in Google Scholar
[57] Md Rofiqul Hassan, J. J. Liou, A. Ortiz-Conde, F. J. Garcia Sanchez, and E. Gouveia Fernandes, "Drain and source resistances of short channel LDD MOSFETs", Solid State Electron., vol. 41, p. 778, 1997.
View in Google Scholar
[58] L. Selmi, E. Sangiorgi, and B. Ricco, "Parameter extraction from I-V characteristics of single MOSFET's", IEEE Trans. Electron Dev., vol. ED-36, p. 1094, 1989.
View in Google Scholar
[59] L. Selmi and B. Ricco, "Frequency-resolved measurements for the characterization of MOSFET parameters at low longitudinal field", IEEE Trans. Electron Dev., vol. ED-42, p. 315, 1995.
View in Google Scholar
[60] A. Ortiz-Conde, J. J. Liou, R. Narayanan, and F. J. Garcia Sanchez, "Determination of the physical mechanisms contributing to the difference between drain and source in short-channel MOSFETs", Solid State Electron., vol. 39, p. 211, 1996.
View in Google Scholar
[61] A. Raychaudhuri, M. J. Deen, M. I. H. King, and J. Kolk, "Finding the asymmetric parasitic source and drain resistances from the ac conductances of a single MOSFET", Solid State Electron., vol. 39, p. 909, 1996.
View in Google Scholar
[62] A. Raychaudhuri, J. Kolk, M. J. Deen, and M. I. H. King, "A simple method to extract the asymmetry in parasitic source and drain resistances from measurements on a MOS transistor", IEEE Trans. Electron Dev., vol. ED-42, p. 1388, 1995.
View in Google Scholar
[63] A. Raychaudhuri, M. J. Deen, M. I. H. King, and W. S. Jwan, "A simple method to qualify the LDD structure against the early mode of hot-carrier degradation", IEEE Trans. Electron Dev., vol. ED-43, p. 110, 1996.
View in Google Scholar
[64] A. Ortiz-Conde, J. J. Liou, and F.-J. Garcia Sanchez, "Simple method for extracting the difference between the drain and source series resistances in MOSFETs", Electron. Lett., vol. 30, p. 1013, 1994.
View in Google Scholar
[65] A. Ortiz-Conde, F. J. Garcia Sanchez, and J. J. Liou, "An improved method for extracting the difference between the drain and source resistances in MOSFETs", Solid State Electron., vol. 39, p. 419, 1996.
View in Google Scholar
[66] A. Ortiz-Conde, F. J. Garcia Sanchez, and J. J. Liou, "Parameter extraction in field effect transistors", in Tercer taller de simulaciony caracterizacion de semiconductores, CINVESTAV-IPN, Mixico D.F., Sept. 1999, p. 54.
View in Google Scholar
Downloads
Submitted
Published
Issue
Section
License
Copyright (c) 2000 Journal of Telecommunications and Information Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.
