1.
Łopaciński Łukasz, Brzozowski M, Kraemer R, Buechner S, Nolte J. 100 Gb/s Data Link Layer - from a Simulation to FPGA Implementation. JTIT [Internet]. 2016 Mar. 30 [cited 2026 Apr. 17];63(1):90-100. Available from: https://jtit.pl/jtit/article/view/709