[1]
M. Östling, “Challenges for 10 nm MOSFET process integration”, JTIT, vol. 28, no. 2, pp. 25–32, Jun. 2007, doi: 10.26636/jtit.2007.2.805.