Łukasz Łopaciński, M. Brzozowski, R. Kraemer, S. Buechner, and J. Nolte, “100 Gb/s Data Link Layer - from a Simulation to FPGA Implementation”, JTIT, vol. 63, no. 1, pp. 90–100, Mar. 2016, doi: 10.26636/jtit.2016.1.709.