V. Conti and S. Vitabile, “Design Exploration of AES Accelerators on FPGAs and GPUs”, JTIT, vol. 67, no. 1, pp. 28–38, Mar. 2017, doi: 10.26636/jtit.2017.1.647.