M. Jurczak, “Challenges in scaling of CMOS devices towards 65 nm node”, JTIT, vol. 19, no. 1, pp. 3–6, Mar. 2005, doi: 10.26636/jtit.2005.1.299.