[1]
A. Napieralski and M. Napieralska, “New approach to power semiconductor devices modeling”, JTIT, vol. 15, no. 1, pp. 80–89, Mar. 2004, doi: 10.26636/jtit.2004.1.226.