Jurczak, M. (2005) “Challenges in scaling of CMOS devices towards 65 nm node”, Journal of Telecommunications and Information Technology, 19(1), pp. 3–6. doi:10.26636/jtit.2005.1.299.