Conti, V., & Vitabile, S. (2017). Design Exploration of AES Accelerators on FPGAs and GPUs. Journal of Telecommunications and Information Technology, 67(1), 28-38. https://doi.org/10.26636/jtit.2017.1.647