Jurczak M, Pollentier I, Severi S, et al. Challenges in scaling of CMOS devices towards 65 nm node. JTIT. 2005;19(1):3-6. doi:10.26636/jtit.2005.1.299