Mattausch H. J. ̈.; Yumisaki, A.; Sadachika, N.; Kaya, A.; Johguchi, K.; Koide, T.; Miura-Mattausch, M. Variation Analysis of CMOS Technologies Using Surface-Potential MOSFET Model. JTIT 2009, 38 (4), 37-44. https://doi.org/10.26636/jtit.2009.4.959.