(1)
Danilewicz, G.; Głąbowski, M.; Kabaciński, W.; Kleban, J. Packet Switch Architecture With Multiple Output Queueing. JTIT 2004, 18 (4), 76-83. https://doi.org/10.26636/jtit.2004.4.261.