Danilewicz, G. et al. 2004. Packet switch architecture with multiple output queueing. Journal of Telecommunications and Information Technology. 18, 4 (Dec. 2004), 76–83. DOI:https://doi.org/10.26636/jtit.2004.4.261.